Presentaciones a Congresos

Permanent URI for this collection

http://ri.itba.edu.ar/handle/123456789/68

Browse

Browsing Presentaciones a Congresos by Author "Baez, Eduardo"

Now showing 1 - 3 of 3
  • Thumbnail Image
    ponencia en congreso.listelement.badge
    A chopped front-end system with common-mode feedback for real time ECG applications
    (2017) Gardella, Pablo; Villa Fernández, Emanuel; Baez, Eduardo; Cesaretti, Juan Manuel
    "A Front-End system composed of an instrumentation amplifier with common-mode feedback and a second-order sigma-delta analog to digital converter is proposed. Chopping techniques are used to remove offset and low frequency noise to guarantee a noise floor below the signal of interest. Measurements show that common-mode feedback adds 71 dB to the CMRR at 50 Hz and the input referred noise is 1.17 μVRMS over the frequency range of 0.1 Hz to 400 Hz."
  • Thumbnail Image
    ponencia en congreso.listelement.badge
    Design of ESD protections for ECG applications
    (2020-02) Gardella, Pablo; Baez, Eduardo; Cesaretti, Juan Manuel
    "This paper presents the design of Electrostatic Discharge (ESD) protections for a remote Electroencephalograph (ECG). Design and layout guidelines are analyzed to improve the ESD robustness of a Grounded-Gate NMOS (GGNMOS) cell based on a single well CMOS-only process. Experimental validation is done by means of a Time Domain Reflectometry (TDR) technique known as Transmission Line Pulse (TLP) testing. The silicon implementation of the proposed design passes ±3700V in the Human-Body Model (HBM)."
  • Thumbnail Image
    ponencia en congreso.listelement.badge
    Low noise front-end and ADC for real-time ECG System in CMOS process
    (2019-03-14) Gardella, Pablo; Villa Fernández, Emanuel; Baez, Eduardo; Biberidis, Nicolás; Cesaretti, Juan Manuel
    "This paper presents the design and experimental results of a digital acquisition system based on a chopper-stabilized Instrumentation Amplifier with Common-Mode feedback for CMRR enhancement. Chopping techniques are used to remove both offset and flicker noise, detrimental effects characteristic of pure CMOS processes. A second-order, discrete-time, single-bit Sigma-Delta ADC with CIFB structure is used to convert the signal into the digital domain where it can be processed in real time to diagnose and report urgencies. Measurements on a 0.6μm process have shown that the input CMRR is boosted by 71dB when the feedback is closed through the patient. The input referred integrated noise for the overall system within the ECG band frequencies of 0.1Hz to 400Hz (including the quantization noise) is 4.2μVP, below the recommended maximum detection error of 10.0μVP."